Embedded systems specification and design languages : selected contributions from FDL'07 / Eugenio Villar, editor.
"FDL is the most important European and, probably, worldwide forum to present research results, to exchange experiences, and to learn about new trends in the application of specification and design languages and the associated design and modeling methods and tools for complex, heterogeneous HW/...
Saved in:
Corporate Authors: | , |
---|---|
Other Authors: | |
Format: | Ebook |
Language: | English |
Published: |
Berlin :
Springer,
2008.
|
Series: | Lecture notes in electrical engineering ;
10. |
Subjects: | |
Online Access: | Springer eBooks |
MARC
LEADER | 00000nzm a22000007i 4500 | ||
---|---|---|---|
005 | 20230906133602.0 | ||
006 | m d | | ||
007 | cr mnn||||n||| | ||
008 | 080130s2008 gw a ob 101 0 eng d | ||
010 | |z 2008921989 | ||
011 | |a BIB MATCHES WORLDCAT | ||
011 | |a EDS identifier machine added through SSID matching | ||
011 | |a GMD replaced with 3XX, non-RDA. | ||
020 | |a 1281513024 |q Internet | ||
020 | |a 1402082975 |q Internet | ||
020 | |a 9781281513021 |q Internet | ||
020 | |a 9781402082979 |q Internet | ||
020 | |z 1281513024 |q Internet | ||
020 | |z 1402082967 | ||
020 | |z 9781281513021 |q Internet | ||
020 | |z 9781402082962 | ||
035 | |a (ATU)b1183142x | ||
035 | |a (EDS)EDS419322 | ||
035 | |a (OCoLC)272298677 | ||
040 | |a FQG |c FQG |d FQG |d YDXCP |d CDX |d BTCTA |d BAKER |d OHX |d BWX |d NLGGC |d DLC |d WaSeSS |d ATU | ||
042 | |a lccopycat | ||
082 | 0 | 0 | |a 621.392 |2 22 |
245 | 0 | 0 | |a Embedded systems specification and design languages : |b selected contributions from FDL'07 / |c Eugenio Villar, editor. |
246 | 3 | 0 | |a FDL'07 |
260 | |a Berlin : |b Springer, |c 2008. | ||
336 | |a text |b txt |2 rdacontent | ||
337 | |a computer |b c |2 rdamedia | ||
338 | |a online resource |b cr |2 rdacarrier | ||
490 | 1 | |a Lecture notes in electrical engineering ; |v 10 | |
504 | |a Includes bibliographical references and index. | ||
505 | 0 | 0 | |t C/C++ Based System Design: -- |t How Different Are Esterel and SystemC / |r Jens Brandt, Klaus Schneider -- |t Timed Asynchronous Circuits Modeling and Validation Using SystemC / |r Cédric Koch-Hofer, Marc Renaudin -- |t On Construction of Cycle Approximate Bus TLMs / |r Martin Radetzki, Rauf Salimi Khaligh -- |t Combinatorial Dependencies in Transaction Level Models / |r Robert Guenzel, Wolfgang Klingauf, James Aldis -- |t An Integrated SystemC Debugging Environment / |r Frank Rogin, Christian Genz, Rolf Drechsler, Steffen Rülke -- |t Measuring the Quality of a SystemC Testbench by Using Code Coverage Techniques / |r Daniel Große, Hernan Peraza, Wolfgang Klingauf, Rolf Drechsler -- |t SystemC-Based Simulation of the MICAS Architecture / |r Dragos Truscan, Kim Sandström, Johan Lilius, Ivan Porres -- |t Analog, Mixed-Signal, and Heterogeneous System Design: -- |t Heterogeneous Specification with HetSC and SystemC-AMS: Widening the Support of MoCs in SystemC / |r F. Herrera, E. Villar, C. Grimm, M. Damm, J. Haase -- |t An Extension to VHDL-AMS for AMS Systems with Partial Differential Equations / |r Leran Wang, Chenxu Zhao, Tom J. Kazmierski -- |t Mixed-Level Modeling Using Configurable MOS Transistor Models / |r Jürgen Weber, Andreas Lemke, Andreas Lehmler, Mario Anton, Sorin A. Huss -- |t UML-Based System Specification and Design: -- |t Modeling AADL Data Communications with UML MARTE / |r Charles André, Frédéric Mallet, Robert de Simone -- |t Software Real-Time Resource Modeling / |r Frédéric Thomas, Sébastien Gérard, Jérôme Delatour, François Terrier -- |t Model Transformations from a Data Parallel Formalism Towards Synchronous Languages / |r Huafeng Yu, Abdoulaye Gamatié, Eric Rutten, Jean-Luc Dekeyser -- |t UML and SystemC – A Comparison and Mapping Rules for Automatic Code Generation / |r Per Andersson, Martin Höst -- |t An Enhanced SystemC UML Profile for Modeling at Transaction-Level / |r S. Bocchio, E. Riccobene, A. Rosti, P. Scandurra -- |t SC2 StateCharts to SystemC: Automatic Executable Models Generation / |r Marcello Mura, Marco Paolieri -- |t Formalisms for Property-Driven Design: -- |t Asynchronous On-Line Monitoring of Logical and Temporal Assertions / |r K. Morin-Allory, L. Fesquet, B. Roustan, D. Borrione -- |t Transactor-Based Formal Verification of Real-Time Embedded Systems / |r D. Karlsson, P. Eles, Z. Peng -- |t A Case-Study in Property-Based Synthesis: Generating a Cache Controller from a Property-Set / |r Martin Schickel, Martin Oberkönig, Martin Schweikert, Hans Eveking. |
520 | |a "FDL is the most important European and, probably, worldwide forum to present research results, to exchange experiences, and to learn about new trends in the application of specification and design languages and the associated design and modeling methods and tools for complex, heterogeneous HW/SW embedded systems. FDL’07 was the tenth of a series of successful events held all around Europe. FDL’07 was held in Barcelona, the capital city of Catalonia, Spain. The high number of submissions to the conference this year allowed the Program Committee to prepare a high quality conference program.Specification and Design Languages for Heterogeneous HW/SW Embedded Systems includes a selection of the most relevant contributions based on the review made by the program committee members and the quality of the contents of the presentation at the conference. In many cases, the authors have improved the original content with additional technical information. The papers cover the most important aspects in system modeling and specification, an essential area in Embedded Systems design.The objective of Specification and Design Languages for Heterogeneous HW/SW Embedded Systems is to serve as a reference text for researchers and designers interested in the extension and improvement of the application of design and verification languages in the area of Embedded Systems."--Publisher's website. | ||
538 | |a Mode of access: World Wide Web. | ||
588 | |a Automated GMD conversion. | ||
650 | 0 | |a Computer hardware description languages |v Congresses |9 765279 | |
700 | 1 | |a Villar, Eugenio. |9 1082879 | |
710 | 2 | |a SpringerLink ebooks - Engineering (2008) | |
711 | 2 | |a FDL'07 |d (2007 : |c Universitat Autònoma de Barcelona) | |
830 | 0 | |a Lecture notes in electrical engineering ; |v 10. |9 1069170 | |
856 | 4 | 0 | |u https://ezproxy.aut.ac.nz/login?url=https://link.springer.com/10.1007/978-1-4020-8297-9 |z Springer eBooks |x TEMPORARY ERM URL |
907 | |a .b1183142x |b 12-03-21 |c 27-10-15 | ||
942 | |c EB | ||
998 | |a (4)e |a ebook |b 23-06-17 |c m |d z |e - |f eng |g gw |h 0 | ||
999 | |c 1215131 |d 1215131 |